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ABSTRACT
Graphene is a monolayer to a few monolayers of graphite that exhibit distinctive
properties from the bulk material. As a two-dimensional (2D) material with unique
physical properties, it promises novel applications in optoelectronic and
electronic devices. This dissertation focuses on two exemplary applications, one
as a passive electrode material in organic solar cells, and one as the active
channel material for field-effect transistors in a niche circuit application. A 2D
insulating material, hexagonal boron nitride (h-BN) is utilized as the gate
dielectric or part thereof for the FETs. A 2D semiconductor, PdSe2, is explored as
an alternative to graphene in the circuit application.

Replacing the transparent conductive electrode material indium tin oxide (ITO)
with graphene in organic optoelectronic devices is an active research field, due to
the limited supply of indium as well as the flexibility afforded by graphene. This
work, however, explores potential performance improvements that can result
from replacing ITO with graphene. In organic solar cells, electron donor materials
(e.g. copper phthalocyanine, CuPc) are usually conjugated hydrocarbons. When
such molecules are deposited on ITO, the π-π stacking direction, in which
electrical transport is optimal, is parallel to the surface, thus perpendicular to the
direction of current flow. This work demonstrates that the CuPc molecules on
graphene exhibit π-π stacking perpendicular to the surface, allowing for
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optimization of organic solar cells. The new stacking order is attributed to the π
electron system of graphene.

Graphene as a FET channel material has a well-known drawback – the zero
band gap, making it unsuitable as digital switches, or even for analog circuit
applications due to the lack of pinch off. This work explores a niche application
of graphene FETs in analog computing, making use of its ambipolar behavior.
Graphene FETs exhibiting symmetric, hysteresis-free ambipolar characteristics
have been demonstrated, with adequate current modulation ratio for the
proposed application. To achieve low power consumption, higher current
modulation ratio is desirable, but is limited by the zero band gap of graphene.
The 2D semiconductor PdSe2 is therefore explored as an alternative to
graphene, and significantly higher current modulation ratios have been achieved.
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Chapter 1
Introduction

1.1 Graphene: An Emerging 2D Material for Use in Electronics
Graphene is two dimensional monolayer carbon with honeycomb lattice as
shown in figure 1.1 [1, 3]. It was first discovered by Andre Geim and Kostya
Novoselov by mechanically exfoliating graphite with scotch tape in 2004 [2]. Later
people developed a few methods such as CVD growth [4], sublimation and
reconstruction from SiC [5] and graphene oxide reduction [6] to grow graphene.

Figure 1.1. The crystalline structure of graphene [3].

Graphene has several excellent properties. Mechanically, graphene is stronger
than diamond. Optically, it is so transparent that a single graphene layer only
absorbs ∼2.3% over the visible spectrum [7] [8]. And graphene also shows
superior thermal conductivity [9]. The band structure of graphene as shown in
1

figure 1.2 is very unique in which energy has a linear dispersion and band gap is
0 [10]. The charge carriers in graphene mimic relativistic particles with zero rest
mass [11].

Figure 1.2. Band structure of graphene [1]

Because of its excellent optical, mechanical, electronic properties, graphene has
been the focus of intense research in its application in electronic and
optoelectronic devices.

1.2 Research Goals and Dissertation Layout
This dissertation focuses on graphene applications in organic photovoltaics
(OPVs) and field effect transistors (FETs). In order to give the current status of
relevant research, Chapter 2 gives a literature review of OPVs and graphene
FETs.
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The first part focuses on application of graphene in OPVs. Chapter 3 discusses
how graphene orients π-conjugated copper phthalocyanine (CuPc) molecules
which are used as electron donor to benefit electron transport in OPVs. The
structural formula of CuPc is shown in figure 1.3 [12]. Electrons favor to travel
along the π-π stacking direction. However, CuPc molecules adopt an edge-on
orientation on SiO2 and indium tin oxide (ITO) as shown in figure 1.4, and
direction is parallel to the substrate which is adverse for electron transport. To
optimize electron transport, we use graphene to align CuPc molecules to lie
down with π-π stacking direction perpendicular to the substrate.

Figure 1.3. The structural formula of CuPc [12].

Figure 1.4. π-conjugated molecules adopt (a) face-on orientation on the substrate (b) edge-on
orientation on the substrate.

3

The second part studies a niche application of ambipolar characteristic of
graphene FETs in analog computing. Analog computing is an important process
in machine learning. People want to build systems as intelligent as human by
using computers to mimic the human learning process. Human learning process
can be simplified described by psychologically-inspired VLSI brain model based
on the associative principle as shown in figure 1.5 [13].

Figure 1.5. Psychologically-inspired VLSI brain model based on the associative principle [13].

Human visual system achieves input information like object features and object
movements. Then association to human past experience will be carried out for
every aspect of the input information. The most relevant experiences will be
collected and sent to prefrontal cortex for integration and fusion of the clues.
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During this integration, sensory systems will get instructions of capturing more
information until the brain makes a final decision [13].

Apparently association processing is the most significant part in this learning
process. And a number of association processing is taking place in parallel in the
subconscious mind. When implementing this association processing by VLSI
chips, each aspect of input information is defined as an input V G and each
memorized knowledge is defined as VM. The similarity between VG and VM can
be measured as I. A bell-shape (or V-shape) I-V curve as shown in figure 1.6 can
represent a fragmental knowledge. If VG equals VM, the maximum output I can be
achieved (or minimum for V-shaped I-V curve). When VG deviates from VM, the
output I reduces (or increases for V-shaped I-V curve) [13]. In this way, we know
how similar the input is to the memorized fragment and then we can pick up the
most relevant past event. It was pointed out that this kind of symmetric device
characteristic can be achieved by some nanoscale devices due to quantum
effect. But the nanoscale device was not mature enough, so Shibata et al. [13]
used more complicated CMOS and NMOS circuits to verify the concept.

This kind of similarity calculation was also needed for 2D clustering as shown in
figure 1.7 [14]. Centroid based clustering, which is an important method in
machine learning, is to classify the objects into clusters when the number of
cluster is known. The center of clusters need to be find and objects are assigned
5

to the nearest cluster center. Junjie Lu et al. [14] demonstrate a prototype of 2D
clustering result by using complicated Si CMOS circuitry. Green dots are objects
required to be classified into four clusters. Red stars are the initial “believed”
centroid. The purple lines with circles show the trajectories of the computed
centroids as the objects are received. The distance from each objects to the
stored centroid is measured each time and the stored centroid was updated
accordingly. In the end, four clusters are identified and the centroids converge to
where they should be.

Figure 1.6. Symmetric device characteristic which can represent each fragmental knowledge [13].

Figure 1.7. Prototype 2D clustering result [14].
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Compared with the Si MOSFET, the graphene transistors can provide symmetric
bell shaped resistance versus gate to source voltage as shown in figure 1.8,
which provide an excellent measurement for 1D distance (similarity) between two
inputs – gate and source voltage. Gate voltage and source voltage represent the
object and the stored centroid respectively. And the resistance represents the
difference between gate and source voltage.

Figure 1.8. Transfer curve of an ambipolar graphene FET (left) and analog computing circuit
(right).

Because graphene has zero band gap and is very sensitive to the residue from
device fabrication process, O2 and H2O, graphene FETs have problems of
asymmetry, low modulation ratio and hysteresis. Among these problems, low
modulation ratio brings more energy consumption. In Chapter 4, we point out that
treating SiO2 with hexamethyldisilazane (HMDS) not only effectively suppresses
the hysteresis but also enhances the modulation ratio. We discuss the possible
mechanism and compared this HMDS treatment method with BN isolation
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method by which graphene FETs can get same high modulation ratios by
buffering graphene from SiO2.
In Chapter 5, we propose that a new 2D semiconductor material – palladium
diselenide (PdSe2) can be a substitute of graphene for application in 1D
clustering circuit because PdSe2 FETs exhibit ambipolar behavior irrespective of
the number of layers and higher modulation ratio than graphene FETs. We
explore to optimize the symmetry and modulation ratio and suppress hysteresis.
In chapter 6, the conclusion is drawn and future work is discussed.
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Chapter 2
Literature Review

2.1 Graphene Application in Organic Solar Cells
2.1.1 Introduction to Organic Solar Cells
Organic solar cells have been chosen as the potential new technology for its light
weight, easy processing procedure and flexibility. By changing side-groups,
organic semiconductor can get different chemical properties and electronic
properties. Due to flexible synthesis, organic semiconductors allow for the
alteration of molecular weight, band gap and energy gaps. Organic
semiconductors can be easily processed by solution spin coating polymers or
vacuum evaporating small molecules. Also organic semiconductors have good
compatibility with substrates such as plastic and glass.

2.1.2 Theory of Organic Solar Cells
Organic solar cells use conductive organic polymers or small organic molecules
for light absorption and charge transport. There are three types of device
architectures as shown in figure 2.1 [15]: single layer organic photovoltaic cells,
bilayer organic photovoltaic cells and bulk heterojunction photovoltaic cells.

For organic solar cells, the conversion of sunlight to electricity can be divided into
4 steps as illustrated in figure 2.2 [16].
9

Figure 2.1. The schematic of (a) a single layer organic solar cell, (b) a bilayer organic solar cell
and (c) a bulk heterojunction solar cell [15].

Figure 2.2. Steps in the photocurrent generation process [16].
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First, a phonon is absorbed by an electron donor layer and an exciton is
generated. ηA is the absorption efficiency of light within the active region of solar
cell. This absorption efficiency can be increased by decreasing the optical
absorption length and thickening absorbing organic layer. Second, the exciton
diffuses to the donor-acceptor interface. ηED is the diffusion efficiency which can
be improved by decreasing the absorbing organic layer thickness and increasing
exciton diffusion length. Third, the exciton dissociates into a free electron and
hole pair at the site with charge transfer efficiency ηCT. And last, the charges are
collected by the electrodes and the efficiency is ηCC. Generally, ηCT and ηCC can
approach 100% in thin film molecular organic semiconductor solar cells. To
increase optical absorption length or exciton diffusion length, a double
heterostructure, material with long- range order, or bulk or mixed heterojunction
are employed.

Figure 2.3. I-V characteristic of photovoltaic cell
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The I-V characteristic of photovoltaic cell is shown in figure 2.3 [17]. The output
power of this cell is given by
𝑃𝑜𝑢𝑡 = 𝑉𝑜𝑐 𝐹𝐹𝐼𝑙
where FF is called the fill factor, which is the ratio of maximum product of
operating voltage and operating current and the product of open circuit voltage
and short circuit current and so, it has value less than one. Finally, the efficiency
of the cell is defined as the ration of output power and incident power:
𝜂=

𝐹𝐹𝐼𝑙 𝑉𝑂𝐶
𝑃𝑖𝑛𝑐

where Pinc is the incident power.

2.1.3 The Application of Graphene in Organic Solar Cells
Indium tin oxide (ITO) is a popular anode for organic solar cells. However it is
rough which needs Pedot: PSS to smooth the surface. And it is very brittle which
means it is not suitable for flexible devices [18] and it is expensive [19]. So a
cheaper substitute for ITO with smooth surface, good conductivity and
transparency, and flexibility is needed. Graphene is promising for use as anode
electrodes in organic solar cells due to its excellent properties, such as low
resistivity, high optical transparency, flexibility, mechanical strength and high
chemical stability. To control the cost of graphene preparation, graphene used for
OPV anode is usually prepared by graphene oxide (GO) reduction which is a
solution process [20]. For example, Wu [21] demonstrates a small molecules
OPV with CuPc as electron donor and C60 as electron acceptor by using reduced
12

GO film as anodes. The power conversion efficiency is relatively lower than that
of device on ITO. It is due to high sheet resistance of graphene film which need
to be improved in future.

2.2 Graphene Field Effect Transistors
Graphene field effect transistors are promising for high frequency circuits
because of their high carrier mobility. Electric ﬁeld effects that were found to be
stable at room temperature were first discovered by Geim et al. in twodimensional graphene [2]. The band structure of graphene is shown as figure 2.4
[22]. The energy of Graphene is dispersed linearly near the Dirac point. The
conduction band and valence band meet at Dirac point and the band gap is 0
[11].

Figure 2.4. Band structure of monolayer graphene [22]
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The device structure of the conventional graphene FET is as shown in figure 2.5
[23]. Because of unique band structure of graphene, graphene FETs exhibit
symmetric IV curve and minimum conductivity point (Dirac point) at 0 V as shown
in figure 2.6. The left part is due to hole conduction, and the right part is due to
electron conduction. However the symmetry of transfer curve and the position of
Dirac point can be easily affected by crystal defects, dopants from air or resist
residue from device fabrication process, charge impurities on dielectric surface
and so on. Some impurities and adsorbate can be removed by thermal annealing
or current annealing which can improve device performance [24, 25, 26, 27].
Because graphene has no band gap and graphene FET cannot be switched off
which makes it useless in digital logic, people are trying to open bandgap by
applying strain on graphene [28], by using graphene nanoribbons [29, 30, 31], or
by applying electric field to bilayer graphene [32, 33]. At the same time the
applications of ambipolar behavior of graphene FET such as ambipolar RF mixer
[34] and gigahertz ambipolar frequency multiplier [35] have also been
investigated.

14

Figure 2.5. Schematic illustration of back-gate graphene FET [23]

Figure 2.6. Transfer characteristic of graphene FET
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Chapter 3
Preferable Orientation of Organic Molecules on Graphene for
High-Efficiency Photovoltaics

3.1 Introduction
Organic π-conjugated molecules are currently being investigated as potential
semiconducting components in photovoltaics [36] and field-effect transistors [37]
because of their tunable optical and electronic properties [38, 39]. However, a
great challenge for the development of high-performance organic semiconductor
devices is to arrange the nanoscale morphology and orientation of donor and
acceptor phases, as well as the molecules within those phases, in a manner that
optimizes the relevant optoelectronic processes required for efficient operation
[40]. Details about molecular orientation and packing determine properties such
as charge mobility and injection across the interface between the organic
materials and electrodes [41]. For organic field-effect transistors (OFETs), the
important processes include charge injection and charge transport on both the
molecular and device length scales, which are optimized when the π-π stacking
direction of the molecules is aligned parallel to the substrate and the conducting
channel [42]. For organic photovoltaics (OPVs), however, efficient light
absorption, exciton diffusion, and dissociation in thin films rely upon aligning
planar molecules face-down to the substrate. In this orientation the transition
dipole moment of the planar molecule, which is typically along its long axis, is in
16

alignment with the electric field of the incident light. The simultaneous
optimization of exciton and charge transport relies upon the microstructure and
morphology determined by the molecular stacking at both the molecular scale
and mesoscale [43, 44]. Therefore, it is essential to understand how molecules
interact with the substrate to comprise not only the interface in the organic
electronic device, but a template to control molecular arrangement at different
length scales. [39]

The ordering of organic molecules in films is governed by the interplay between
both intermolecular and molecule-substrate interactions [45]. Weak
intermolecular interactions in organic thin films allow the molecule-substrate
interaction to mediate the molecular orientation and packing, leading to high
degrees of order and structural diversity [46, 47]. The substrate type and growth
temperature have been shown to be important controlling factors for molecular
orientation in thin films. In addition, structural templating layers can also be
introduced to change the orientation of subsequently adsorbed molecules as an
effective way to control molecular orientation, such as face-on or edge-on
orientations [48, 49]. For example, molecules such as metal phthalocyanines
(Pcs) tend to exhibit an edge-on orientation on the surface of widely used
substrates (e.g., SiO2, indium−tin oxide (ITO) or PEDOT/PSS) due to their weak
interfacial interaction [50]. This orientation is highly favored in OFETs [51].
However, these molecules have been induced to align in a face-on orientation by
17

inserting a copper iodide (CuI) layer on ITO, which introduced a strong interfacial
coupling between the surface electronic states of CuI and the molecular πorbitals of the CuPc molecules [52]. This face-on orientation of molecules led to
an increase in all solar cell parameters, substantially increasing power
conversion efficiency from 1.5% to 2.8% [53]. Similarly, organic templating layers
such as perylene-3,4,9,10-tertracarboxylic dianhydride (PTCDA) [54] and
hexaazatriphenylene-hexacarbonitrile (HAT-CN) [55] have also been shown to
change the orientation of the metal-Pcs, resulting in a preferred face-on
orientation of the molecules. However, the devices utilizing these organic
templates can have a high resistance charge injection layer at the anode due to
the organic templating layer that blocks hole transport [39].

Single-layer graphene (SLG) is a semimetal and exhibits mobilities up to 10000
cm2/(V s) at room temperature [2]. The multifunctional properties of graphene,
including its high conductivity, optical transparency (>95%), and mechanical
flexibility, make it widely applicable in optoelectronics [56]. For example, SLG is
especially attractive as a transparent conducting electrode (TCE) for organic
photovoltaics [20] (as a viable alternative to ITO electrodes [57]) or as an active
donor or acceptor in combination with appropriate organic counterparts such as
conjugated polymers [58]. Therefore, understanding how graphene can serve
both as a TCE and as a template to orient the alignment of organic molecules is
crucial for novel solar cell applications. Scanning tunneling microscopy (STM)
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has proven that a variety of organic molecules (PTCDA, CuPcF16, sexiphenyl)
form self-assembled monolayers (SAMs) with face-on orientation on epitaxial
graphene (grown on both SiC or metal surfaces) [59, 60, 61, 62, 63]. However,
while these studies achieved important milestones, the long-range molecular
ordering was essentially isotropic and independent of the underlying graphene
lattice. Recently, films of pentacene [64] and NiPc covalent organic frameworks
[65] grown on SLG exhibited not only face-on alignment but also long-range
structural order. Clearly, there is a need to better understand the interaction
between organic molecules and graphene in order to control the alignment and
long-range order of crystalline organic thin films for desired optoelectronic
properties [39].

Copper phthalocyanine (CuPc) is a prototypical organic semiconductor that has
been commonly used in organic electronics including OFETs [66] and OPVs [67].
CuPc on graphene is an ideal model system to improve the understanding of
molecule-surface interactions in graphene-based organic electronics. CuPc
molecules adsorbed on metallic substrates and semiconducting surfaces have
been widely explored [49, 68, 69]. Highly ordered pyrolytic graphite was shown
using STM and high-resolution electron energy loss spectroscopy (HREELS) to
induce order in CuPc molecules to form columnar domains [70]. Recent STM
imaging of sub-monolayer films of NiPc and FePc on a substrate of monolayer
graphene grown on Ru (0001) was shown to induce interesting periodic “Kagome
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lattice” supramolecular structure with a variety of interesting patterns [71]. On the
other hand, a single layer of graphene on Ni(111) has been shown, using
HREELS and Raman spectroscopy, to strongly influence the interaction strength
of different metal-Pcs with the metallic substrate [72]. Thus, graphene on different
substrates has been demonstrated to induce a wide variety of morphologies in
metal Pcs. However, detailed characterization and understanding of the growth
and orientation of CuPc molecules on transferred graphene over the mesoscopic
length scales required for organic electronics is lacking [39].

In this work [39], we present a combined experimental and theoretical description
of the epitaxial growth and preferred orientation of CuPc on graphene. A
systematic experimental and theoretical investigation was performed that
combined X-ray scattering and diffraction, STM, and scanning electron
microscopy (SEM) with first-principles calculations. Both natively grown graphene
and graphene transferred onto a Si substrate are shown to act as templates to
orient and pack CuPc molecules to a face-on orientation in thin films. In contrast,
the edge-on orientation of CuPc is normally induced by surfaces such as
oxidized silicon. First-principles theoretical calculations show that the orientation
of CuPc molecules on the substrates is determined by the competition between
van der Waals (vdW) interactions and an induced dipole interaction via charge
transfer with the substrates. Experimental results directly support the theoretical
predictions, showing that the nucleation, orientation, and packing of CuPc
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molecules grown in films on graphene are fundamentally different to films grown
on Si substrates. CuPc molecules on a silicon substrate exhibit an edge-on
orientation. On the other hand, CuPc is shown to orient in the face-on geometry
on graphene for thin films at room temperatures as supported by theory.
However, following nucleation into islands and coalescence by edge growth into
a continuous thin film CuPc molecules start to tilt up to an edge-on orientation.
Higher growth temperatures are able to overcome this orientation change to
maintain a fully face-on molecular orientation, forming extremely large,
monocrystalline grains of CuPc on graphene within micrometers-size, strip-like
crystals. These types of CuPc crystals may potentially enable bulk-like properties
for a significant improvement of device properties in organic electronics [39].

3.2 Experimental Section
3.2.1 Graphene Preparation
Method 1: Graphene samples were grown on copper or nickel using chemical
vapor deposition and then transferred to SiO2/ Si substrates through PMMA
coating and FeCl3 etching. The graphene samples were analyzed by XRD.

Method 2: Epitaxial graphene was grown on Si face of SiC wafer at 1590 25 C
̊ for
30 minutes in Ar.
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3.2.2 Deposition of CuPc
Group 1: 2nm, 5nm, 10nm, 20nm CuPc were deposited at 0.5 Å/s on graphene
transferred from Cu at 25 ̊C.
Group 2: 2nm, 20nm, 30nm, 50nm CuPc were deposited at 0.5 Å/s on graphene
transferred from Cu at 130 ̊C.
Group 3: 20nm CuPc was deposited at 5 Å/s on graphene transferred from Cu at
130 C
̊ .
Group 4: 20nm CuPc was deposited at 0.5 Å/s on Si substrate at 25 ̊C.
Group 5: 20 nm CuPc was deposited at 0.5 Å/s on graphene transferred from Ni
at both 25 C
̊ and 130 C
̊ .
Group 6: 20 nm CuPc was deposited at 0.5 Å/s on epitaxial graphene on SiC
substrate at 25 C
̊ .

All above depositions were finished under 5x10-7 Torr using custom vacuum
deposition system produced by Angstrom Engineering Inc.

The morphology of CuPc was studied using X’pert Pro XRD system by
PANalytical, Omicron/ Nanonis STM, Merlin SEM system by ZEISS, and Asylum
AFM.

3.3 Results and Discussion
Figure 3.1 shows the XRD results of graphene layer on Si and CuPc deposited
on different substrates at different temperatures.
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Figure 3.1. XRD patterns of (a) 20 nm CuPc deposited at 25 ̊C on Si (b) Graphene (from Ni) on Si
(c) 20 nm CuPc deposited at 25 ̊C on graphene (from Cu) (d) 20 nm CuPc deposited at 25 ̊ C on
graphene (from Ni) (e) 20 nm CuPc deposited at 130 ̊ C on graphene (from Cu) (f) 20 nm CuPc
deposited at 130 ̊C on graphene (from Ni) [39].

In figure 3.1 (a), for CuPc deposited on Si, a peak at 2θ=6.83 ̊, which is
corresponding to the (100) phase of α-CuPc [73, 74], indicates CuPc molecules
are standing up on the substrate. Molecular π- π stacking direction is parallel to
the substrate which is favorable for charge transport in OFET. XRD was done on
graphene on Si which are transferred from Cu or Ni. Single layer graphene (SLG)
transferred from Cu shows no peak in XRD pattern, while few layer graphene
(FLG) transferred from Ni shows a peak at 2θ=26.57 ̊ as in figure 3.1 (b) which is
due to a interplanar distance of 3.35 Å [75]. Figure 3.1 (c) (d) shows XRD
patterns of CuPc deposited on SLG and FLG at room temperature. The much
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higher peak at 2θ=27.68 ̊, corresponding to (112) plane of α-CuPc and
interplanar distance of 3.22 Å, indicates CuPc molecules are facing down on the
substrate. Lower peak at 2θ=6.83 ̊ is also lower than that in figure 3.1 (a). It
implies most CuPc molecules are facing down on graphene surface and some
molecules are still oriented perpendicularly to graphene surface. For CuPc
deposited on graphene at 130 ̊C, the peak at 2θ=6.83 ̊ disappears as in figure 3.1
(e) (f). It means all the CuPc molecules are facing down on graphene attributed
to higher deposition temperature. To explore the dependence of the molecular
orientation of CuPc on both the thickness and the deposition temperature of
CuPc film, different thickness of CuPc was deposited on SLG at room
temperature and at 130 ̊C. XRD data are shown in figure 3.2.

Figure 3.2. XRD patterns of (a) 2 nm (b) 20nm (c) 50nm CuPc deposited at 25 ̊ C on SLG and (d)
2 nm (e) 20 nm (f) 30 nm (e) 50 nm CuPc deposited at 130 ̊C on SLG. [39]
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For the same deposition temperature, the thicker the CuPc film is, the stronger
6.83 ̊ peak is, which attributes to the more up-standing CuPc molecules. For the
same thickness, CuPc deposited at 130 ̊C can get stronger 2θ=27.68 ̊ peak and
weaker 6.83 ̊ peak than corresponding peaks of CuPc deposited at 25 C
̊ which
means more molecules are lying down flat on graphene at higher temperature.

Figure 3.3. (a) Side view of the face-on position, (b) top view of face-on position, and (c) side view
of the edge-on position of a CuPc molecule on graphene. [39]

First-principles calculations were used to study origin of flat-lying orientation of
CuPc molecules on graphene. Both CuPc molecule facing down on and standing
up on graphene surface is investigated. The binding energy of CuPc to graphene
is 3.37 eV. If van der waals force (vdW) is not considered, the binding energy will
be as negligible as 0.01 eV. It means vdW is very crucial in stabilizing the whole
configuration. Also induced dipole moments is created because the small amount
of charge transfer between CuPc molecules and graphene, in which CuPc is
negatively charged (<0.01 e). The effects are so small that CuPc is not affected
and stay flat on graphene surface as shown in figure 3.3 (a) (b). In contrast, the
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up-standing configuration as shown in figure 3.3 (c) is unstable on graphene, and
the up-standing CuPc molecule fall down and lie flat on graphene during the
structural relaxation processes. This can be understood by analyzing vdW
contributions to the binding energy. On graphene vdW interactions are
maximized when the π orbitals between the CuPc and graphene are overlapping.
However, in the up-standing structure, the orbital overlap is minimized, and vdW
interactions are too weak to stabilize that configuration. These calculation results
support the experimental result that for thinner films, CuPc molecules are more
likely to face down on graphene. [39]

All the theoretical predictions are confirmed by STM results of CuPc on graphene
as shown in figure 3.4. CuPc molecules are standing up on Si and lying down on
graphene.

Figure 3.4. STM images of CuPc molecules on Si (left) and graphene (right) [39]
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The surface morphology of CuPc grown on graphene was characterized by SEM
and AFM. CuPc of different thickness was deposited on graphene at room
temperature or 130 ̊C. All the graphene used here was grown on Cu and then
transferred to Si substrate.
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Figure 3.5. SEM images of (a) 2 nm (b) 5 nm (c) 10 nm (d) 20 nm CuPc deposited on graphene
surface at room temperature and (e) 2 nm (f) 20 nm (g) 30 nm (h) 50 nm CuPc deposited on
graphene surface at 130 ̊C. [39]

The SEM images are shown in figure 3.5. For CuPc deposited at room
temperature as shown in figure 3.5 (a) (b) (c) (d), when it is 2 nm thick, small
CuPc islands are formed along the graphene grain boundary because the
boundary is full of defects which is more favorable to be nucleation center. The
coverage of CuPc is only about 10% of the whole surface. Islands are so small
and disperse that it cannot give a peak at either 2θ=6.83 ̊ or 2θ=27.68 ̊ in the
XRD pattern shown in figure 3.2 (a). With the thickness increases to 5 nm, CuPc
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molecules congregate and spread out from the boundary. CuPc islands cover
about 60% of the surface. For 10 nm, CuPc molecules fill in the gap between
islands and the coverage has already been 90%. When the thickness reaches 20
nm, continuous CuPc film has been formed and covers the whole substrate
surface. For CuPc deposited at 130 ̊C as shown in Fig.4 (e) (f) (g) (h), bigger
CuPc islands were formed conforming to graphene defects and the coverage is
much worse than that deposited at room temperature with same thickness. Even
when the thickness increases to 50 nm, CuPc can only cover about 60% of the
whole surface. The reason is that at higher temperature, the molecules convert
the absorbed thermal energy to kinetic energy and then get higher diffusion rate
and diffusion length on graphene. The molecules move faster, diffuse farther and
then form larger islands. The nucleation sites need more energy to absorb the
quickly moving molecules. The number of nucleation sites reduces. The
graphene defects such as grain boundaries and wrinkles is known to promote
enhanced binding energy to metal nanoparticles. So the CuPc islands are along
the defects and molecules cannot fill in the gap between the islands where there
are no suitable nucleation sites, resulting in the bad coverage. Higher deposition
rate was tried to solve the problem of coverage. 20 nm CuPc was deposited on
graphene transferred from Cu at 5 Å/s at 130 ̊C. The SEM pictures are shown in
figure 3.6. The CuPc island becomes larger when deposited at higher rate but
the coverage is still bad. AFM images of 20 nm CuPc deposited on graphene at
130 C
̊ is shown in figure 3.7. It indicates at higher temperature, CuPc selectively
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Figure 3.6. SEM images of 20nm CuPc deposited at 5 Å/s (left) and 0.5 Å/s (right) on graphene
surface at 130 ̊C. [39]

Figure 3.7. Height (left) and phase (right) AFM images of 20 nm CuPc deposited on graphene at
130 ̊C. [39]
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grows on monolayer graphene other than bilayer graphene, which prevents the
formation of continuous CuPc film.

3.4 Conclusion
In summary, we have used graphene to control the orientation of CuPc
molecules. We find that graphene can induce the CuPc molecules to lie down on
it, which is favorable for better charge transport in high efficiency photovoltaics.
CuPc deposited on graphene at room temperature can get good coverage, but a
few layers still stand up which is adverse to charge transport. CuPc deposited on
graphene at 130 °C can achieve completely lying-down molecular orientation, but
the film coverage is too bad for photovoltaics. As CuPc is getting thicker, the π-π
interaction between graphene and CuPc cannot compete with intermolecular
force of CuPc causing more upper layers are tilting up. If increasing the
deposition rate, the CuPc island will be larger but the film coverage will not be
improved. In addition, at 130 °C, CuPc only grows on monolayer graphene but
bilayer graphene. In future, a trade-off needs to be found between the completely
lying-down molecular orientation and good surface coverage. And the structure
of CuPc on graphene is promising for high efficiency photovoltaics.
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Chapter 4
Hexamethyldisilazane Treatment on Dielectric for Increasing
Modulation Ratio of Graphene Transistors

4.1 Introduction
Graphene has attracted a lot of attention because of its high mobility and unique
band structure, which is considered to be very promising for electronic devices
[1, 11]. Graphene field effect transistors (FETs) are considered for use in
radiofrequency electronics rather than logic gates because graphene FETs
cannot be really switched off due to zero band gap [23].

It is proposed to use graphene FETs in one dimensional clustering circuits.
Clustering is an important process in machine learning. Perceptions are
classified into clusters by calculating the similarity between the perceptions and
the believed centroid and updating the position of the centroid until all
perceptions distribute evenly around the real centroid. In one dimensional space,
a bell shaped or V shaped output versus input can represent the symmetric 1D
distance between perceptions and centroid. Graphene transistors exhibit
ambipolar conductivity which can be an excellent measure of similarity between
two inputs gate voltage and source voltage. In this niche application, graphene
FETs are required to exhibit symmetric transfer characteristic with low hysteresis
and high modulation ratio. Symmetry, hysteresis and modulation ratio have been
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main aspects people are striving to improve over the years. Firstly, graphene can
be easily p doped by O2 adsorbate from air [76, 77] or resist residue from
fabrication process [78], which causes asymmetry and positively shifted charge
neutrality point. O2 adsorbate and resist residue are removable by thermal
annealing in vacuum or inert gas, while annealing temperature as high as 400 ̊C
can induce strong graphene coupling to SiO2 substrate which induce p doping
again. Secondly, hysteresis is known to be caused by dipolar water adsorbates
trapped between graphene and oxide substrate. In order to reduce hysteresis,
water can be removed by degassing, annealing or making oxide substrate highly
hydrophobic. At last, even for the niche application discussed here, graphene on
silicon oxide (SiO2) back-gated FETs always exhibit low modulation ratios of 2~4
resulting in unacceptably large energy waste generated at the minimum
conductivity point of the transfer curve. When people eliminate hysteresis by
using 14-nm-thick hexagonal boron nitride (h-BN) substrate which is hydrophobic
and has nearly no dangling bonds or surface charge traps to isolate graphene
from oxide substrate [79] or directly using 8.5-nm-thick h-BN as dielectric layer
[80] or adopting hydrophobic hexamethyldisilazane (HMDS) treated SiO2 as
dielectric [81], they got modulation ratio as high as over 10, which is not
mentioned and discussed in their paper. In this paper we present that HMDS
SAM which is much thinner than h-BN can equally help increase the modulation
ratio of graphene transistors without affecting device scaling and discuss the
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different mechanisms of modulation ratio enhancement in both HMDS and hBN
cases.

4.2 Experimental Section
4.2.1 Graphene growth and transfer
Monolayer graphene or single graphene crystals were grown on 25 um thick Cu
foil by under low pressure or atmosphere pressure CVD as shown in figure 4.1
and then coated by PMMA. Cu was etched away by FeCl3. Graphene/PMMA was
rinsed by water and then scooped up by 100 nm SiO2/Si substrate. The substrate
was left overnight in fume hood for drying and then baked on hotplate for a good
contact of graphene on substrate. Then PMMA was removed by soaking the
sample in acetone and then IPA. At last the sample was blow dried with nitrogen.

Figure 4.1. The CVD furnace system for graphene growth (left) and Cu foil in a quartz boat in
CVD tube (right).

4.2.2 HMDS treatment
Highly doped Si substrates (<0.005 Ω⋅cm) with 100-nm-thick thermally grown
SiO2 was cleaned by sonicating in Acetone and IPA. To remove the organic
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residual on the substrate surface and make surface highly hydrophilic (which is
very important to optimize HMDS treatment), the substrates were treated by
oxygen plasma for 5 minutes. The substrates were soaked immediately into the
1:1 HMDS/Acetone solvent until only half of the solvent remained which meant
the acetone solvent almost all evaporated. The soaking process cost at least 20
hours. The mechanism of HMDS treatment was shown in figure 4.2. After this
treatment, a SAM was formed on the SiO2 surface and the surface became
hydrophobic, on which the water contact angle was measured to be 97.8 ̊. After 5
days, the contact angle dropped to 96.0 ̊.

Figure 4.2. The reaction on SiO2 surface during HMDS treatment

4.2.3 Device fabrication
4.2.3.1 Photolithography
For continuous monolayer graphene film grown by low pressure CVD, graphene
channels were defined by photolithography and then extra graphene were etched
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away by oxygen plasma. Source and Drain metals were also defined by
photolithography and 5 nm Ti/ 50 nm Au were deposited by electron beam
evaporation. After lift-off, devices were ready for measurement. The process is
shown in figure 4.3.

Figure 4.3. The process of device fabrication on graphene film

4.2.3.2 Electron beam lithography (EBL)
For single graphene crystal grown under atmosphere pressure CVD, to avoid
making mask for each sample, EBL was adopted to pattern electrodes because
graphene islands were only several microns big and distributed randomly across
the substrate as shown in figure 4.4.

The EBL resist used was PMMA, which did not adhere to the HMDS treated SiO 2
surface. Because PMMA could only be spin coated onto graphene islands but
not the hydrophobic HMDS SAM surface, 10 seconds oxygen plasma was used
to remove the HMDS SAM on bare SiO2 after the first PMMA coating, as shown
in Figure 4.5 (a) (b). Graphene islands and HMDS below graphene were
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40 μm

Figure 4.4. Optical image of graphene islands transferred onto HMDS treated 100 nm SiO 2
substrate

Figure 4.5. Schematic of making substrate PMMA favorable
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protected by the first PMMA. PMMA was removed by soaking sample in acetone
and then IPA as shown in Figure 4.5 (c). Fresh PMMA was spin coated onto the
samples again and formed a uniform film as shown in Figure 4.5 (d) and Figure
4.6 (d). Raman spectroscopy was performed on graphene before the first PMMA
spin coating as in Figure 4.6 (a) and before the second PMMA spin coating as in
Figure 4.6 (c). Raman data in Figure 4.7 showed two spectra were almost
coincident. Both G peaks were around 1585 cm-1 and both 2D peaks were
around 2680 cm-1. There were no other new peaks shown up after oxygen
plasma. So graphene did not degrade during oxygen plasma which meant PMMA
did the protection well.

Figure 4.6. Optical image of the sample during device fabrication process
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Figure 4.7. Raman data of graphene as transferred onto SiO2 substrate before the first PMMA
coating (green) and after oxygen plasma and acetone/IPA cleaning (red).
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Control devices without HMDS treatment but with h-BN layer between graphene
and SiO2 surface were also fabricated as shown in Figure 4.8.

Figure 4.8. Optical image of graphene transistor on h-BN buffered SiO2 substrate

4.2.4 Device measurement
Resist residue contamination and O2 adsorbate was reported to be responsible
for hole doping and could be removed by thermal annealing [78]. So each
sample was annealed at 250 ̊C for 30 minutes. Then the symmetry should be
significantly improved and the Dirac point should shift toward 0V.

The devices made from monolayer graphene film on HMDS treated or nontreated SiO2/Si substrates were putting in a quartz tube with N2 flowing through
and baked at 250 ̊C on hotplate for 30 minutes and then measured using probe
station in the same nitrogen filled glove box at room temperature by keithley
4200-SCS semiconductor characterization system.
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The devices made from single graphene crystal on HMDS treated SiO2/Si
substrates or h-BN/100 nm SiO2/Si substrates were first annealed at 250 ºC in a
vacuum oven for 30 minutes to remove organic residue and then transferred to a
cryogenic probe station after the oven cooled down to 110 ºC. After 2 hours
pumping down of probe station chamber, the devices were measured by keithley
4200-SCS semiconductor characterization system at room temperature in
vacuum.

4.3 Results and Discussion
Hysteresis measurements of graphene FET using HMDS treated 100 nm SiO2/Si
or untreated 100 nm SiO2/Si substrate were done and data was shown in figure
4.9. The gate voltage was first swept from -20V to 35V, and then swept back
from 35V to -20V. For the untreated sample, there is a big hysteresis like the
Dirac points of two sweeps are 10 V from each other. Hysteresis of graphene
transistor on SiO2 is known to be mainly affected by dipolar adsorbates such as
water attached to silanol groups at SiO2 surface [81]. It was also argued that
silanol group themselves which could not be easily removed by thermal
annealing could be a crucial origin of hysteresis because silanol could lose
protons and electrons at negative gate voltage. While electrons are transported
to device channel or electrodes, the protons are trapped nearby and added to
gate voltage resulting in hysteresis [82]. For the HMDS treated sample, the Dirac
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Figure 4.9. Transfer characteristics of graphene transistor on original SiO 2 substrate (left) and on
HMDS treated SiO2 substrate (right).
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point is around 3V and the symmetry is good. It is found that hysteresis has been
almost eliminated, which is attribute to the hydrophobic SiO2 surface and methyl
groups on the surface instead of hydroxyl groups.

Figure 4.10. Modulation ratio data versus the Dirac point voltage VDirac (left) and residual carrier
density n0 versus the Dirac point voltage VDirac of graphene transistors on HMDS treated or
untreated SiO2 substrate(right).

Figure 4.10 shows data of 4 samples with HMDS treated substrates and 6
samples with untreated substrates. The drain current curves with gate voltage
swept from negative to positive were selected to get the gate voltage at Dirac
point VDirac, the modulation ratio and residual carrier concentration n0. n0 is the
density of carriers at minimum conductivity due to electron-hole puddles induced
by charged impurities at graphene/substrate interface or in oxide. n0 was
extracted according to Kim’s model [83]:
1
𝜎𝑡𝑜𝑡𝑎𝑙

=

1
𝜎𝑐𝑜𝑛𝑡𝑎𝑐𝑡

+

1
√𝑛0 2 + 𝑛[𝑉𝐺 ]2 𝑒𝜇
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where n[VG] represents the carrier density induced by gate voltage, μ is the
carrier mobility, and σcontact is the contact conductivity which is due to short range
scattering. Neglecting the quantum capacitance of two-dimensional electrons in
graphene channel, n[VG] is defined by:
𝑉𝐺 − 𝑉𝐷𝑖𝑟𝑎𝑐 =

𝑒
ℏ𝑣𝐹 √𝜋 ∙ 𝑛
𝑛+
𝐶𝑜𝑥
𝑒

where VG is applied gate voltage, and VDirac is the voltage at the minimum
conductivity point, and Cox is oxide capacitance.

ℏvF √π∙n
e

represents the quantum

capacitance of the two-dimensional electrons in graphene channel.

Ideal graphene FETs should have the Dirac point at 0V. If the Dirac point shifts to
the positive voltage, graphene is p doped. For HMDS treated devices, VDirac is
closer to 0V than VDirac of untreated devices which implies less p doing in
graphene on HMDS treated SiO2. And HMDS treated devices have higher
modulation ratios and lower residual carrier densities than untreated devices.
The modulation ratio is calculated by dividing the conductivity σn at the voltage
30V away from the charge neutrality point by the conductivity σ0 at the neutrality
point. At the charge neutrality point, long range charge impurity coulomb
scattering dominates and short range scattering can be neglected so that σ0 ≈
n0 μe. In the linear part of transfer curve, gate voltage induces lots of carriers
n[VG] and conductivity can be approximately defined by σ𝑛 ≈ √n20 + n[VG ]2 eμ. So
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the modulation ratio can be defined by

σn
σ0

=

√n20 +n[VG ]2
n0

= √1 +

n[VG ]2
n20

. To achieve

high modulation ratio, n0 must be reduced which means the long range coulomb
scattering has to be weakened. HMDS treatment process might have cleaned the
oxide surface or driven away the charge impurities and thus improve modulation
ratio by reducing the coulomb scattering sources. To explore the real
mechanism, STM need to be done in future and charge puddles can be mapped
by measuring the tunnel spectrum at every pixel over a given area and identifying
Dirac point energy ED at each point [84,85,86].

To reduce the impact from charged impurities associated with oxide, Dean et al.
[79] used 14 nm thick h-BN to buffer graphene from oxide surface and thus got
device with symmetric transfer curve, high mobility and high modulation ratio. In
this work, we compared the modulation ratios of h-BN buffered device and the
HMDS treated device. A 5 nm thick h-BN was employed to buffer graphene from
100nm thermally grown SiO2 surface. And the device performance was
compared with devices using HMDS treated 100nm thermally grown SiO2 or 7nm
SiO2 grown by atomic layer deposition (ALD). Figure 4.11 shows all the three
samples have symmetric transfer curve. And the Dirac points are within -10V to
0V. For 7 nm SiO2 sample, the Dirac point is at -0.31V which is equal to -4.4V of
a 100nm SiO2 sample and the modulation ratio is calculated by dividing the
conductivity σn at the voltage 2.1 V (equivalent as 30V in 100nm SiO2 sample)
away from the charge neutrality point by the conductivity σ 0 at the neutrality
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Figure 4.11. Conductivity versus applied gate voltage for graphene FET on (a) h-BN buffered 100
nm SiO2 substrate (b) HMDS treated 100 nm SiO2 substrate (c) HMDS treated 7 nm SiO2
substrate
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Figure 4.11 continued

46

Figure 4.11 continued

Table 4.1. Comparison of graphene FET on different substrates.

Modulation
ratio

σmin (S/□)

σcontact (S/□)

n0 (1011cm-2)

μ (cm2/ Vs)

h-BN buffered
100 nm SiO2

8.7

3.01×104

3.61×103

1.79

11258

HMDS treated
100 nm SiO2

10.6

1.19×104

2.23×103

2.70

2888

HMDS treated
7 nm SiO2

5.8

1.18×104

1.55×103

3.80

2130

Data

Substrate
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point. Carrier mobility μ, contact conductance σcontact and residual carrier density
n0 are extracted by Kim’s model [83]. The dielectric constant of h-BN is assumed
to be 3 [87]. The extracted and calculated data is shown in Table 4.1. h-BN
buffered sample and HMDS treated 100 nm SiO2 sample got comparable low
residual carrier densities and thus comparable modulation ratios which are 8.7
and 10.6 respectively. 7 nm ALD grown SiO2 sample has lowest modulation ratio
and the highest residual carrier density. ALD grown SiO2 has more defects in
bulk and on surface than thermally grown SiO2. So it is understandable that for 7
nm SiO2 sample more electron hole puddles in graphene can be induced by more
charge impurities which are Coulomb scattering sources. While h-BN needs
enough thickness to reduce the impact from charge impurities at SiO2 surface, its
thickness also adds up to dielectric thickness which is detrimental to device
scaling because h-BN has similar dielectric constant as SiO2. Better than thicker
h-BN flake, a few Angstroms thick HMDS deposited on oxide can help the device
achieve as high modulation ratio as h-BN buffered device without affecting
dielectric property of the oxide.

4.4 Conclusion
We fabricated graphene transistors respectively on untreated SiO2, HMDS
treated SiO2, exfoliated h-BN on SiO2 substrates. The device characteristics were
studied. Compared with device on untreated SiO2 substrate, device on HMDS
treated SiO2 substrate shows eliminated hysteresis due to hydrophobic
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substrate, higher modulation ratio and lower residual carrier density possibly due
to the graphene/oxide interface with less charge impurities attributed to HMDS
treatment process. The real mechanism of its high modulation ratio need to be
studied through further investigations. Device on HMDS treated 100 nm thermal
grown SiO2 substrate can get as high modulation ratio and low residual carrier
density comparable as the 5 nm thick h-BN flake buffered control device without
adding to total dielectric thickness which is beneficial for device scaling.
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Chapter 5
Palladium Diselenide: A Promising Substitute of Graphene for
Application in Analog Computing Circuits

5.1 Introduction
Graphene has unique zero band gap so that graphene FETs cannot be switched
off, resulting in low modulation ratios in the range 2 to 20 of back-gated large
area graphene on oxide FETs [23]. Wai Leong Chow et al. [88] introduced a FET
based on a new two dimentional (2D) semiconductor PdSe2 which exhibits high
electron mobility, high modulation ratio and ambipolar transfer characteristic.
Monolayer PdSe2 has crystal structure with a puckered pentagonal configuration
as shown in figure 5.1 (a). The vertical puckering distance is 1.6 Å. Monolayer
PdSe2 exhibits 1.3 eV band gap as shown in figure 5.1 (b) (c). Bulk PdSe 2 over
40 layers exhibit zero bandgap as shown in figure 5.1 (b) (d). As the PdSe2 flake
thickness increases, the band gap decreases, the symmetry of FET device
transfer curve improves and the modulation ratio decreases [89].

In this chapter, we proposed that PdSe2 is a perfect substitute of graphene for
providing clustering circuits with V shaped IDS-VGS curve. And we explored the
suitable flake thickness to get both acceptable symmetry and the modulation
ratio for this application. The method of suppressing hysteresis was also
explored.
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Figure 5.1. (a)Crystal structure of monolayer PdSe2 (b) Band gaps extracted from the Tauc plots
for various number of PdSe2 layers derived from the optical absorption spectra and calculated
electronic band structures of (c) 1L and (d) bulk PdSe 2 by the optPBE method [88, 89].
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5.2 Experimental Section
5.2.1 Fabrication of back-gated PdSe2/SiO2/Si FETs
PdSe2 was mechanically exfoliated with PVC vinyl surface protection tape and
then transferred onto 100 nm SiO2/ highly doped Si substrate as shown in figure
5.2. The thickness of PdSe2 was measured by AFM using Bruker dimension
icon. The Raman characterization was done with Renishaw Raman system.

Figure 5.2. Exfoliated PdSe2 transferred on 100 nm SiO2/highly doped Si Substrate.

Electrodes were patterned by electron beam lithography (EBL) or
photolithography. 495 A4 PMMA was used as EBL resist. After electron beam
exposure, samples were developed in 1:3 MIBK/IPA solvent. S1813 was used as
photoresist. After exposure under 365 nm ultraviolet light, samples were
developed in CD-26 solvent. 10 nm Ti/40 nm Au was deposited by electron beam
evaporator and metal lift off was done by using acetone and isopropyl alcohol
(IPA). The EBL patterned device and the photolithography patterned device were
shown in figure 5.3 and figure 5.4.
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Figure 5.3. Optical images of a back-gated PdSe2 FET patterend by EBL at different
magnifications.

Figure 5.4. Optical images of a back-gated PdSe2 FET patterned by photolithography at different
magnifications.
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5.2.2 Fabrication of back-gated PdSe2/BN/SiO2/Si FETs
PdSe2 flake was mechanically exfoliated by PVC vinyl surface protection tape
and pressing transferred onto PDMS stamp. BN flake was mechanically
exfoliated by Scotch tape and transferred onto 100 nm SiO2/highly doped Si
substrate. Then the PdSe2 flake was pressed and transferred onto the BN flake
on SiO2 substrate by target transfer system as shown in figure 5.5.

Figure 5.5. Target transfer system for transferring PdSe2 flake onto BN flake.

Source/drain electrodes were patterned by photolithography. 10 nm Ti/40 nm Au
was deposited by electron beam evaporator and lift off was done by acetone and
IPA. The optical image of device is shown in figure 5.6.

5.3 Results and Discussion
The dependence of modulation ratio and carrier mobility of PdSe 2 FETs on
PdSe2 flake thickness is studied to explore the best PdSe2 thickness for
clustering circuit application. The devices were measured in vacuum at room
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Figure 5.6. Optical image of PdSe2/BN/SiO2 FET.
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temperature. Figure 5.7 shows that all the devices have ambipolar charge carrier
conductivity. With thickness decreasing from 200 nm to 10.5 nm, PdSe2 seems to
be more n-type and the transfer curve become increasingly asymmetric. With
thickness decreasing from 10.5 nm to 4nm, the transfer become symmetric
again. It might be because thin flakes were more sensitive to environmental
impurities such as O2 adsorbates and polymer residue from device fabrication
process causing p doping in 2D material. With logarithmic scale, it is obvious that
thin PdSe flakes less than 10 nm thick can get transfer curve symmetric enough
for clustering application with high modulation ratio. The Modulation ratios and
the carrier mobilities are extracted and shown in table 5.1. Modulation ratio is
calculated by dividing the conductivity at voltage 40 V away from the minimum
conductivity point by the minimum conductivity. Mobility is calculated by:
𝜇=

𝐿
𝑑𝐼𝑑𝑠
1
×
×
𝑊 × (𝜀0 𝜀𝑟 /𝑑) 𝑑𝑉𝐺 𝑉𝑑𝑠

Where µ is carrier mobility, L and W are channel length and width respectively, d
is the thickness of dielectric layer, ε0 and εr are the vacuum dielectric constant
and the dielectric constant of gate oxide.

The modulation ratio increases with increasing PdSe2 thickness. For 200 nm
PdSe2, the modulation ratio is only around 1.4. However for 4 nm PdSe 2, the
modulation ratio can reach as high as 3000. The band gap of PdSe2 is known to
increase with decrease of flake thickness, from 0 eV (bulk) to 1.3 eV (monolayer)
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Figure 5.7. Transfer curves of PdSe2 FETs with different PdSe2 Flake thickness. The insets are
logarithmic scale of drain current versus gate voltage.
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Table 5.1. Mobility and modulation ratio of PdSe2 FETs with different PdSe2 flake thickness.
Device
properties
PdSe2
Thickness

Modulation
Ratio
(electron
conductive
branch)

Modulation
Ratio
(hole
conductive
branch)

µe
(cm2V-1s-1)

µh
(cm2V-1s-1)

4 nm

3514

3005

0.2

0.15

6.5 nm

167

255

5.2

2.4

10.5 nm

393

95

44.3

5.4

40 nm

8.4

4.1

4.6

1.4

200 nm

1.35

1.40

1.3

1.5

58

[89]. So, for thinner PdSe2 with larger band gap, there will be less thermally
excited or environmental impurities induced electron hole puddles at minimum
conductivity point so that the modulation ratio will increase. Among 5 devices
presented, 10.5 nm PdSe2 has highest electron mobility as 44.3 cm2V-1s-1 and
highest hole mobility as 5.4 cm2V-1s-1. It is in accordance with previous studies
that 2D material has highest mobility at thickness of 10 nm [88, 90, 91]. And Akin
et al. [89] got highest mobility of the device which is about 20 layers and
approximately 10 nm thick. With high modulation ratio, highest mobility and
enough symmetric transfer curve, PdSe2 around 10 nm thick should be a good
choice for the analog clustering circuit.

Hysteresis measurement was done on the same device in air, in vacuum and in
vacuum after annealing. Hysteresis is known to be caused by dipolar adsorbates
like water attached on the surface. Figure 5.8 (a) (b) shows when measured in
vacuum, the distance between two charge neutrality points is 12 V, which is only
half of the charge neutrality points distance when measured in air. Humid
environment can increase hysteresis. Even in vacuum, there are dipolar
adsorbates trapped at PdSe2/SiO2 interface. So the sample was annealed at
200 ̊C in dry N2 filled glove box for 2 hours to drive out the dipolar adsorbates
and then measured in vacuum. As shown in figure 5.8 (c), after thermal
annealing the hysteresis has been greatly reduced. However the channel seems
to be more n-type and the transfer curve become very asymmetric. The electron
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Figure 5.8. Transfer curves of a PdSe2 FET measured successively (a) in air, (b) in vacuum, and
(c) in vacuum after 2 hours annealing at 200 ̊C in nitrogen (N2).
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mobility has been significantly increased from 4.5 cm2V-1s-1 before annealing to
64.5 cm2V-1s-1 after annealing, while hole mobility is only increased from 1.4
cm2V-1s-1 to 3.9 cm2V-1s-1. Compared with modulation ratios before annealing, the
modulation ratio of the hole conductive branch almost keep the same as 3.5 and
the modulation ratio of the electron conductive branch increase from 9.3 to 75. It
is due to the removal of impurities and O2 adsorbates [88]. And this n-type
change behavior seems to be partially reversible as shown in figure 5.9.

Figure 5.9. Transfer curves of the same PdSe2 device measured successively in N 2 filled dry
glove box without annealing (black), in the same dry glove box after the first 2 hours annealing at
120 ̊C in N2 (red), in vacuum after exposed to air for one week (green) and after the second 2
hours annealing at 200 ̊C in N2 (blue). The inset is the logarithmic scale of drain current versus
gate voltage.

The device was firstly measured in N2 without any annealing and then thermally
annealed at 120 C
̊ in the same glove box and measured again. After annealing,
the minimum conductivity point moved from 2.5 V to -7V, the electron mobility
increased from 30.9 cm2V-1s-1 to 46.9 cm2V-1s-1. After exposure to air for 1 week,
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the device was tested again in vacuum. The mobility dropped to 32.7 cm2V-1s-1
and the minimum conductivity point moved back to 3V. It means that the channel
resumed p dope. Then the sample was annealed in glove box for the second
time with a little bit higher temperature as 200 C
̊ . The minimum conductivity point
moved to -6V, and the electron mobility increased to 44.9 cm2V-1s-1. It seems that
adsorbates have been effectively removed. However it cannot fully return to the
state after first annealing. The incomplete recovery can be attribute to oxygen
anion produced by p doping is more stable in wet environment [92]. Although
annealing can help with reducing hysteresis, we need the p doping to maintain
the symmetric transfer curve. Hydrophobic hexagonal BN was employed to buffer
PdSe2 from oxide surface to protect PdSe2 from dipolar adsorbates. Also, the
hysteresis was eliminated, as shown in figure 5.10.

5.4 Conclusion
PdSe2 FETs exhibit ambipolar charge transport regardless of PdSe2 thickness.
Because of existence of band gap, the modulation ratio can easily be much
higher than that of graphene FETs. While flake thickness decreases, the device
modulation ratio increases. With linear scale, hole conduction part and electron
conduction part may be asymmetric to some extent. And with logarithmic scale,
providing that PdSe2 device has as high modulation ratio as a few hundred, the
transfer curve symmetry is acceptable for future application in clustering circuit.
Thermal annealing can help greatly reduce hysteresis by removing dipolar
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Figure 5.10. Transferred curve of an hBN buffered PdSe2 FET. The inset is the logarithmic scale
of drain current vesus gate voltage.
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adsorbates. However, electron conductive branch will be enhanced by thermal
annealing which is detrimental to transfer curve symmetry. Wet oxygen can
cause irreversible p doping in PdSe2. Hydrophobic hBN flake buffering PdSe2
from oxide surface effectively eliminates hysteresis without driving off O 2
adsorbate. In conclusion PdSe2 is a promising substitute of graphene for
application in the clustering circuit.
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Chapter 6
Conclusions and Future Work

6.1 Conclusions
It is discovered that graphene can induce CuPc molecules to adopt face-on
orientation on the substrate to improve charge transport in OPVs. At room
temperature, CuPc molecules can only maintain face-on orientation for limited
thickness. At 130 C
̊ , up to the thickness of 50 nm, CuPc molecules can achieve
complete face-on orientation throughout growth and form micrometer-size, stripe
like CuPc crystals. CuPc selectively grow on monolayer graphene at high
temperature resulting in low film coverage.

It is presented both a few Angstroms thick HMDS SAM on the gate dielectric and
nanometers thick hBN isolated graphene from the gate dielectric can help
enhance the modulation ratio of graphene FETs. The role of hBN in improving
the modulation ratio is understood as reducing residue carrier density by
buffering graphene from the charge impurities on the gate dielectric. The effect of
HMDS SAM may be driving away the impurities to reduce residue carrier density
during HMDS treatment process. The guess need to be verified by STM.

The ambipolar behavior of PdSe2 FETs makes PdSe2 a good substitute of
graphene in application in 1D clustering. With decreasing flake thickness, the
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modulations of PdSe2 FETs increase with more asymmetry in transfer curve.
With logarithmic scale, the symmetry of thin PdSe2 FET is acceptable for use in
1D clustering. Thermal annealing can reduce hysteresis and enhance electron
mobility greatly. Using hydrophobic hBN to isolate PdSe2 from the dipolar
adsorbates on the gate dielectric surface can effectively eliminate hysteresis.

6.2 Future Work
The 1D clustering circuit is shown in figure 1.6. Graphene transistor will be
biased by current provided by current mirror embedded in CMOS chip. Figure 6.1
shows working area on the chip and explains the function of each pad. Graphene
channel will be in pad in2. Drain will be at p drain and source will be at N drain
pad. N drain is the drain pad of an Nmos transistor. It will be connected to be
graphene source and shorted with Vss.

Figure 6.1. Working area of 1D clustering circuit on the CMOS chip.

High modulation ratio, low hysteresis and symmetric transfer curve has been
achieved for graphene FETs on flat SiO2 substrate. However, the surface of
aluminum pad in CMOS chip has roughness up to 80 nm as shown in figure 6.2
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Figure 6.2 AFM image of aluminum pad (left) and line profile taken along the white line in AFM
image (right).
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which is detrimental to deposited dielectric integrity. Aluminum pads are 4 um
lower than the outside polyamide surface causing difficulty in graphene film
landing on the pad. The graphene FET has been fabricated within pad in2 as
shown in figure 6.3. 7.6 nm SiO2/16.8 nm Al2O3 was deposited on chip by ALD.
The oxide at the right down corner was etched and aluminum was deposited for
extending the gate pad to the big electrode out of the pad. Fine source or drain
electrodes were patterned by EBL and then connected to bigger electrodes out of
the pad. At this stage, the graphene FET was biased by external voltage source.
Transfer curve shows no hysteresis and low modulation. When further increasing
gate voltage, the oxide got broken down at the voltage much lower than the
supposed breakdown voltage for 7.6 nm SiO2/16.8 nm Al2O3.

Figure 6.3. SEM image of a graphene FET fabricate on the chip pad (left) and transfer curve of
the graphene FET (right).

Further work needs to be done with achieving good dielectric integrity. Metal liftoff on rough chip surface is always hard and the reason is unknown. Graphene is
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vulnerable to the fierce metal lift-off. So the whole fabrication process still needs
to be optimized to increase the success rate. In future the device needs to be
biased by the internal current source.
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